Abstract-This paper presents an energy efficient bootstrapped CMOS driver to enhance switching speed for driving large RC load for ultra low-voltage CMOS VLSI. The proposed bootstrapped driver eliminates the leakage paths in the conventional bootstrapped driver to achieve more positive and negative boosted voltage levels and to allow the boosted nodes to maintain the boosted levels, thus improving boosting efficiency and enhancing the switching speed. Performance evaluation based on UMC 65nm low power technology (Vtn §Vtp §0.5v) indicates that the proposed driver provides rising-delay improvement of 24%-56% and falling-delay improvement of 9%-30% at V dd = 0.3 V for 1 to 10 segments of large distributed RC loading, as compared with the conventional bootstrapped driver consuming the same power. Although designed and optimized for ultra low-voltage operation, the proposed bootstrapped driver is shown to be advantageous at high supply voltage as well.
I. INTRODUCTION
With the scaling of semiconductor technology, more and more transistors are integrated on a single chip. Thus, low-power circuit design has become ever-increasingly crucial in nanoscale CMOS VLSI. One effective way of reducing the power consumption of a digital CMOS VLSI circuit is to scale down the V dd supply voltage, which reduces both active energy and leakage power. For some emerging applications such as implantable devices, medical instruments, and wireless sensor networks, the supply voltage may be scaled down to subthreshold region to prolong battery life. However, reducing supply voltage causes substantial speed penalty, since the drain-source voltage and gate-source voltage of CMOS transistors are simultaneously reduced, leading to significant degradation of driving current and speed.
On the other hand, as the complexity of nanoscale CMOS VLSI grows, long interconnect metal lines and output driver with large distributed RC loading constrain the achievable performance. In order to drive a large distributed RC-load, design of energy efficient driver circuit has become a critical concern for determining the switching speed and power consumption. Since the threshold voltage of CMOS device cannot be easily scaled down with supply voltage, the design of energy efficient high-performance driver operating at low supply voltage (or subthreshold voltage level) poses a significant challenge. A bootstrapped CMOS driver circuit [1] (shown in Fig. 1 ) was proposed previously. This driver mainly consists of positive and negative voltage bootstrapped circuits, and a pair of corresponding driver transistors (MP1 and MN1). When the bootstrapped driver was functioning, gate nodes of driver transistors, V1n and V1p, were boosted above V dd and below ground respectively to enhance the current driving ability of driver transistors (MN1 and MP1), thus improving switching speed of circuits with large distributed RC loading. The enhanced current driving ability of the driver circuit is determined by the voltage levels of nodes V1n and V1p, which are boosted by two coupled capacitors C bn and C bp respectively. The extent of internal voltage undershoot (overshoot) of V1p (V1n) is determined by the ratio of C bp (C bn ) to the parasitic capacitance at the right side of C bp (C bn ) due to charge sharing. Ideally, by using large C bp (C bn ), the boosted voltage level of V1p (V1n) can be pulled down (up) to near -V dd (2V dd ). Thus, almost -V dd (2V dd ) voltage level is fed to the gate nodes of driver transistor MP1 (MN1) respectively, providing bootstrapping effect to enhance the driving capability.
Unfortunately, for the conventional bootstrapped CMOS driver in Fig. 1 , even with large boosting capacitor C bp (C bn ), near -V dd (2V dd ) voltage value cannot be generated and maintained at corresponding gate node of driver device due to leakage path through MN4 (MP4), which charges (discharges) node V1p (V1n). During the input-rising transition, V2p is boosted to below-ground voltage level (-V dd ), which is passed through "On" transistor MN3 to node V1p to enhance the gate-drive of MP1. However, as V2p is over-driven to below-ground level, a leakage current flows from ground through MN4 (with its gate at ground) to charge up V2p (and hence V1p), thus reducing/limiting the gate over-drive of MP1 and the boosting efficiency. The complementary situation occurs where the leakage path through transistor MP4 discharges V2n (and hence V1n) during the input-falling transition.
In this paper, a novel bootstrapped CMOS driver is proposed to overcome aforementioned shortcomings. The scheme eliminates the leakage paths to prevent charging/discharging of the boosted nodes, thus enhancing the boosted voltage levels and allowing the boosted voltages to be maintained to enhance the boosting efficiency and switching speed. In Section II, we describe the proposed bootstrapped driver circuit structure and its operation. Section III presents the detailed performance evaluation and comparison with the conventional bootstrapped driver. The conclusion of the paper is given in Section IV. 
II. ENERGY EFFICIENT BOOTSTRAPPED DRIVER
Fig . 2 shows the proposed energy efficient bootstrapped CMOS driver. It consists of the basic driver block and the bootstrap block. In the basic driver block, there are PMOS (MP1) and NMOS (MN1) for pushing and pulling output load. In the bootstrap block, there are two PMOS (MP2, MP3) and three NMOS (MN4, MN5, MN6) for pushup transient, and two NMOS (MN2, MN3) and three PMOS (MP4, MP5, MP6) for pull-down transient. Moreover, two coupling capacitors (C pos and C neg ) and one inverter are used for storing and coupling charges in the bootstrap block. Fig. 3 shows pertinent transient waveforms of the energy efficient bootstrapped driver, which drives a series of RC loading segment, during the push-up transient. Note that the supply V dd is set at 0.3V for ultra low-voltage subthreshold operation. The driver circuit and RC loading segment are designed based on 65nm CMOS process. Each RC segment is composed of a 120 ohm resistor and two 504 fF capacitors, corresponding to 4mm of M6 wire, extracted from a long metal wire in 65nm CMOS process. Fast push-up operation of the energy efficient bootstrapped driver is illustrated when the input rises from 0V to 0.3V. The equivalent driver circuit at time T1 before the push-up transient is shown in Fig. 4(a) . At time T1, input V i is at 0V, and the output of the inverter, V x is at 0.3V. Therefore, in the basic driver block, MP1 is off; and MN1 is on. In the bootstrap block, MN2, MN3, MN4 and MN6 are off; and the rest transistors are on. Accordingly, the output node V o is driven by MN1 to 0V. The gate node of MN1, V n , retains a high voltage because of the boosting of V pos1 node to nearly 0.6V by C pos and the fact that MP4 is on. Note that V pos1 and V n have been boosted in the preceding pull-down transient prior to the present push-up transient. Notice also that there is no discharging current path from charge sharing nodes, V pos1 , V pos2 and V n . On the other hand, at T1, MP3 and MN5 of the bootstrap block is on, setting the top side of C neg , V neg1 , to 0V. As a result, the top and bottom side of the capacitor C neg , V neg1 and V x , are precharged to 0V and 0.3V respectively. Therefore, at T1, capacitor C neg has stored charge of 0.3C neg Coulombs. Fig. 4(b) illustrates the equivalent circuit of the energy efficient bootstrapped driver at time T2 after the push-up transient. At T2, the input V i has ramped up to 0.3V. MP3 and MP2 are off; MN6 and MN4 turn on, and the output of the inverter V x is pulled down to 0V. The top side of bootstrap capacitor C neg (V neg1 ) is coupled from 0V to near -0.3V. As MN6 and MN4 are on at T2, V p and V neg2 are also coupled to near -0.3V, thus providing under-drive to enhance the driving capability of MP1 while simultaneously cutting off the leakage current path through MN5 by equalizing voltages of V neg1 and V neg2 . The pertinent waveforms for the push-up transient are shown in Fig. 3 . The pull-down bootstrap transient operates in a complementary manner. 
III. PERFORMANCE EVALUATION
To evaluate the performance of the energy efficient bootstrapped driver circuit in Fig. 2 . The conventional bootstrapped CMOS driver (Fig. 1 ) and the energy efficient bootstrapped driver are compared using 65nm CMOS technology. All transistors except MP1 of Fig. 1 and Fig. 2 have minimum length and width. MP1 has minimum length, and the width is three times larger than the minimum width. The capacitances of C neg (C bp ) and C pos (C bn ) in Fig. 2 (Fig. 1) are 40 fF and 30 fF, respectively. In addition, the inverter in both figures is composed of a PMOS with minimum length and nine times minimum width and an NMOS with minimum length and three times minimum width. The rising delay and falling delay versus the number of distributed RC loading segments of the energy efficient bootstrapped driver and conventional bootstrapped driver circuits during the push-up and pull-down transient are shown in Fig. 5 . As can be seen, the energy efficient bootstrapped driver improves switching delay while consuming almost the same average power compared with the conventional bootstrapped driver. As the number of RC loading segment increases, the improvement becomes more significant. Fig. 6 shows the delay improvement (in %) of the energy efficient bootstrapped driver with respect to the conventional bootstrapped driver versus the number of series RC loading segment. The energy efficient driver provides rising delay improvement of 24%-56% for the range of 1 to 10 segments of RC loading, and falling delays improvements of 9%-30% for the same loading range. The improvement increases with increasing number of RC segment of loading. Fig. 7 shows delay times versus supply voltage ranging from 0.3V to 0.9V. It can clearly be seen that the energy efficient bootstrapped driver, although designed and optimized for ultra lowvoltage operation, retains its switching speed advantage at high supply voltage. The average power consumption of the drivers are plotted in Fig. 8 , which indicates that the energy efficient bootstrapped driver consumes almost the same (or less) average power while providing faster switching speed compared with the conventional bootstrapped driver. Fig. 9 show the waveforms of boosted node voltages (V1n and V1p of the conventional bootstrapped driver, and V n and V p of the proposed driver.) at V dd = 0.3V. V n (V p ) of the proposed driver is boosted to higher (lower) voltage level than V1n (V1p) of the conventional driver. The decaying of the voltage levels of V1n and V1p due to leakage paths through MP4 and MN4 (discussed early in Section I) can clearly be seen.
IV. CONCLUSION
In this paper, a novel energy efficient bootstrapped CMOS driver was proposed. The circuit scheme eliminated the leakage paths of the boosted nodes to improve the boosting efficiency, achieve higher (or lower) boosted voltage levels, and retain the boosted voltage levels, thus enhancing the switching speed. Performance evaluation based on 65nm CMOS technology indicated that the proposed driver provided rising-delay improvement of 24%-56% and falling-delay improvement of 9%-30% at V dd = 0.3 V for 1 to 10 segments of large distributed RC loading, as compared with the conventional bootstrapped driver consuming the same power. The scheme was shown to be advantageous at high supply voltage as well. 
